

```
# =====
# CASE 1 : PARITY OFF
# =====
# PASS REG[4] after write : 55
#
# -----
# Waiting for TX frame...
# -----
# PASS START bit = 0
# TX DATA bit[0] = 1
# TX DATA bit[1] = 0
# TX DATA bit[2] = 1
# TX DATA bit[3] = 0
# TX DATA bit[4] = 1
# TX DATA bit[5] = 0
# TX DATA bit[6] = 1
# TX DATA bit[7] = 0
# PASS TX received byte : 55
# PASS STOP bit = 1
# PASS TX_OUT returned to IDLE
#
# =====
# CASE 2 : SECOND DATA PATTERN
# =====
# PASS REG[5] after write : a5
#
# -----
# Waiting for TX frame...
# -----
# PASS START bit = 0
# TX DATA bit[0] = 1
# TX DATA bit[1] = 0
# TX DATA bit[2] = 1
# TX DATA bit[3] = 0
# TX DATA bit[4] = 0
# TX DATA bit[5] = 1
# TX DATA bit[6] = 0
# TX DATA bit[7] = 1
# PASS TX received byte : a5
# PASS STOP bit = 1
# PASS TX_OUT returned to IDLE
#
```

```
#=====
# CASE 3 : EVEN PARITY
#=====
# PASS REG[6] after write : 3c
#
#-----
# Waiting for TX frame...
#-----
# PASS START bit = 0
# TX DATA bit[0] = 0
# TX DATA bit[1] = 0
# TX DATA bit[2] = 1
# TX DATA bit[3] = 1
# TX DATA bit[4] = 1
# TX DATA bit[5] = 1
# TX DATA bit[6] = 0
# TX DATA bit[7] = 0
# PASS TX received byte : 3c
# PASS PARITY bit = 00000000
# PASS STOP bit = 1
# PASS TX_OUT returned to IDLE
#
```

```
#=====
# CASE 4 : ODD PARITY
#=====
# PASS REG[7] after write : 96
#
#-----
# Waiting for TX frame...
#-----
# PASS START bit = 0
# TX DATA bit[0] = 0
# TX DATA bit[1] = 1
# TX DATA bit[2] = 1
# TX DATA bit[3] = 0
# TX DATA bit[4] = 1
# TX DATA bit[5] = 0
# TX DATA bit[6] = 0
# TX DATA bit[7] = 1
# PASS TX received byte : 96
# PASS PARITY bit = 00000001
# PASS STOP bit = 1
# PASS TX_OUT returned to IDLE
#
```





